The term microprocessing unit (MPU) is similar to the term central processing unit (CPU) used in traditional computers. We define the MPU as a device or a group of devices (as a unit) that can communicate with peripherals, provide timing signals, direct data flow, and perform computing tasks as specified by the instructions in memory. The unit will have the necessary lines for the address bus, the data bus, and the control signals, and would require only a power supply and a crystal (or equivalent frequency-determining components) to be completely functional.

Using this description, the 8085 microprocessor can almost qualify as an MPU, but with the following two limitations.

- 1. The low-order address bus of the 8085 microprocessor is multiplexed (time-shared) with the data bus. The buses need to be demultiplexed.
- Appropriate control signals need to be generated to interface memory and I/O with the 8085. (Intel has some specialized memory and I/O devices that do not require such control signals.)


This section shows how to demultiplex the bus and generate the control signals after describing the 8085 microprocessor and illustrates the bus timings.

3.11 The 8085 Microprocessor

The 8085A (commonly known as the 8085) is an 8-bit general-purpose microprocessor capable of addressing 64K of memory. The device has forty pins, requires a +5 V single power supply, and can operate with a 3-MHz single-phase clock. The 8085A-2 version can operate at the maximum frequency of 5 MHz. The 8085 is an enhanced version of its predecessor, the 8080A; its instruction set is upward-compatible with that of the 8080A meaning that the 8085 instruction set includes all the 8080A instructions plus some additional ones.

tional ones.

Figure 3.1 shows the logic pinout of the 8085 microprocessor. All the signals can be classified into six groups: (1) address bus, (2) data bus, (3) control and status signals can (4) power supply and frequency signals, (5) externally initiated signals, and (6) serial I/O ports.



The 8085 has eight signal lines, A_{15} – A_8 , which are unidirectional and used as the high-order address bus.



The signal lines AD₇-AD₀ are bidirectional: they serve a dual purpose. They are used as the low-order address bug as the low-order address bus as well as the data bus. In executing an instruction, during the earlier part of the cycle than it earlier part of the cycle, these lines are used as the low-order address bus. During the later part of the cycle, these lines are used as the low-order address bus. Buring the later part of the cycle, these lines are used as the low-order address bus. During part of the cycle, these lines are used as the data bus. (This is also known as multiplexing the bus.) However the law of the bus.) However, the low-order address bus can be separated from these signals by using a latch.

This group of signals includes two control signals (RD and WR), three status signals (IO/M S. and S.) (IO/M, S_1 , and S_0) to identify the nature of the operation, and one special signal (ALE) to indicate the basis. to indicate the beginning of the operation. These signals are as follows:

- □ ALE—Address Latch Enable: This is a positive going pulse generated every time the 8085 begins an operation (machine cycle); it indicates that the bits on AD_7 - AD_0 are address bits. This signal is used primarily to latch the low-order address from the multiplexed bus and generate a separate set of eight address lines, A_7 - A_0 .
- □ RD—Read: This is a Read control signal (active low). This signal indicates that the selected I/O or memory device is to be read and data are available on the data bus.
- □ WR—Write: This is a Write control signal (active low). This signal indicates that the data on the data bus are to be written into a selected memory or I/O location.
- \square IO/M: This is a status signal used to differentiate between I/O and memory operations. When it is high, it indicates an I/O operation; when it is low, it indicates a memory operation. This signal is combined with RD (Read) and WR (Write) to generate I/O and memory control signals.
- \square S₁ and S₀: These status signals, similar to IO/M, can identify various operations, but they are rarely used in small systems. (All the operations and their associated status signals are listed in Table 3.1 for reference.)

POWER SUPPLY AND CLOCK FREQUENCY

I OVVIII ~	-						0 11
The power	supply a	ınd	frequency	signals	are	as	follows

V _{CC} :	+5	V	power	supply.
	-		1 D - C	rance

- □ V_{SS}: Ground Reference.
- \square V_{SS}: Ground Reference. \square X₁, X₂: A crystal (or RC, LC network) is connected at these two pins. The frequency X_1 , X_2 : A crystal (of RC, Z_2) is internally divided by two; therefore, to operate a system at 3 MHz, the crystal should have a frequency of 6 MHz.
- have a frequency of 6 MHZ.

 CLK (OUT)—Clock Output: This signal can be used as the system clock for other devices.

8085 MICROPROCESSOR ARCHITECTURE AND MEMORY INTERFACING

TABLE 3.1 8085 Machine Cycle Status and Control Signals'

Machine Cycle		Status	d .		
Opcode Fetch	IO/M	S_1	S_0	Control Signals	
Memory Read	0	1	1	$\overline{RD} = 0$	
Memory Write	0	1	0	$\frac{AB}{RD} = 0$	
I/O Read	0	0	1	$\frac{MR}{WR} = 0$	
I/O Write	1	1	0	$\overline{RD} = 0$	
Interrupt Acknowledge	1	0	1	$\overline{WR} = 0$	
Halt	1	1	1	$\overline{INTA} = 0$	
Hold	Z	0	0]		
Reset	Z	X	x }	\overline{RD} , $\overline{WR} = Z$ and $\overline{INTA} =$	
Coset	Z	X	X	. / 4	

NOTE: Z = Tri-state (high impedance)

X = Unspecified

EXTERNALLY INITIATED SIGNALS, INCLUDING INTERRUPTS

The 8085 has five interrupt signals (see Table 3.2) that can be used to interrupt a program execution. One of the signals, INTR (Interrupt Request), is identical to the 8080A microprocessor interrupt signal (INT); the others are enhancements to the 8080A. The microprocessor acknowledges an interrupt request by the INTA (Interrupt Acknowledge) signal. (The interrupt process is discussed in Chapter 12.)

In addition to the interrupts, three pins-RESET, HOLD, and READY-accept the externally initiated signals as inputs. To respond to the HOLD request, the 8085 has one

חאסוב 2 2




FIGURE 3.3
Timing: Transfer of Byte from Memory to MPU

Step 3: The byte from the memory location is placed on the data bus.

When the memory is enabled, the instruction byte (4FH) is placed on the bus AD_7-AD_0 and transferred to the microprocessor. The \overline{RD} signal causes 4FH to be placed on bus AD_7-AD_0 (shown by the arrow), and when \overline{RD} goes high, it causes the bus to go into high impedance.

Step 4: The byte is placed in the instruction decoder of the microprocessor, and the task is carried out according to the instruction.

The machine code or the byte (4FH) is decoded by the instruction decoder, and the contents of the accumulator are copied into register C. This task is performed during the period T₄ in Figure 3.3.

period T₄ in Figure 3.3.

The above four steps are similar to the steps listed in our analogy of the package pickup.

3.13 Demultiplexing the Bus AD₇-AD₀

3.13 Demultiplexity

The need for demultiplexing the bus AD₇-AD₀ becomes easier to understand after examining Figure 3.3. This figure shows that the address on the high-order bus (20H) remains on the bus for three clock periods. However, the low-order address (05H) is lost after the

1

first clock period. This address needs to be latched and used for identifying the memory address. If the bus AD_7 - AD_0 is used to identify the memory location (2005H), the address will change to 204FH after the first clock period.

Figure 3.4 shows a schematic that uses a latch and the ALE signal to demultiplex the bus. The bus AD_7 - AD_0 is connected as the input to the latch 74LS373. The ALE signal is connected to the Enable (G) pin of the latch, and the Output control (\overline{OC}) signal of the latch is grounded.

Figure 3.3 shows that the ALE goes high during T_1 . When the ALE is high, the latch is transparent; this means that the output changes according to input data. During T_1 , the output of the latch is 05H. When the ALE goes low, the data byte 05H is latched until the next ALE, and the output of the latch represents the low-order address bus A_7 - A_0 after the latching operation.




FIGURE 3.4
Schematic of Latching Low-Order Address Bus

Intel has circumvented the problem of demultiplexing the low-order bus by design-pecial devices such as the 2155 (257) ing special devices such as the 8155 (256 bytes of R/W memory + I/Os), which is compatible with the 8085 multiplexed to the AVT. patible with the 8085 multiplexed bus. These devices internally demultiplex the bus using the ALE signal (see Figures 2.19).

After carefully examining Figure 3.3, we can make the following observations: the ALE signal (see Figures 3.18 and 3.19).

of the accumulator into rock.

2. The 8085 microprocessor requires one external operation—fetching a machine code*
from memory location 200511

3. The entire operation—fetching, decoding, and executing—requires four clock periods.

Now we can define three terms—instruction cycle, machine cycle, and T-state—and lese terms later for use these terms later for examining timings of various 8085 operations (Section 3.2).

<u>Instruction cycle</u> is defined as the time required to complete the execution of an instruction. The 8085 instruction cycle consists of one to six machine cycles or one to six operations.

Machine cycle is defined as the time required to complete one operation of accessing memory, I/O, or acknowledging an external request. This cycle may consist of three to six T-states. In Figure 3.3, the instruction cycle and the machine cycle are the same.

T-state is defined as one subdivision of the operation performed in one clock period. These subdivisions are internal states synchronized with the system clock, and each Tstate is precisely equal to one clock period. The terms T-state and clock period are often used synonymously.

Generating Control Signals 3.14


Figure 3.3 shows the RD (Read) as a control signal. Because this signal is used both for reading memory and for reading an input devise, it is necessary to generate two different Read signals: one for memory and another for input. Similarly, two separate Write signals must be generated.


Figure 3.5 shows that four different control signals are generated by combining Figure 3.5 snows that 10 the signal IO/M goes low for the memory operation. The signals RD, WR, and IO/M. The signals by using the 741.822 the signals RD, WK, and 10/11/2. The signals by using the 74LS32 quadruple two-This signal is ANDed with KD and the OR gates are functionally connected as input OR gates, as shown in Figure 3.5. The OR gates are functionally connected as negative NAND gates. When both input signals go low, the outputs of the gates go negative NAND gates. When both high low and generate MEMR (Memory Read) and MEMW (Memory Write) control signoral goes high, it indicates the peripheral I/O operation. low and generate MEMK (Wiemory and signal goes high, it indicates the peripheral I/O operation. Figure nals. When the IO/M signal goes mg., and with this signal is complemented using the Hex inverter 74LS04 and Figure 3.5 shows that this signals to generate IOR (I/O Read) and IOW (I/O Washington) and IOW (I/O Washington). 3.5 shows that this signal is complemented IOR (I/O Read) and IOW (I/O Write) control signals.

to an operation code (opcode) that instructs the microprocessor to perform

8085 MICROPROCESSOR ARCHITECTURE AND MEMORY INTERFACING

FIGURE 3.5 Schematic to Generate Read/Write Control Signals for Memory and I/O





Control Unit, Instruction Register and Decoder, Register Array, Interrupt Control, and Serial I/O Control. We will discuss the first four units below; the last two will be discussed later in the book.

THE ALU

The arithmetic/logic unit performs the computing functions; it includes the accumulator, the temporary register, the arithmetic and logic circuits, and five flags. The temporary register is used to hold data during an arithmetic/logic operation. The result is stored in the accumulator, and the flags (flip-flops) are set or reset according to the result of the operation.

The flags are affected by the arithmetic and logic operations in the ALU. In most of these operations, the result is stored in the accumulator. Therefore, the flags generally reflect data conditions in the accumulator-with some exceptions. The descriptions and conditions of the flags are as follows:

- \square S—Sign flag: After the execution of an arithmetic or logic operation, if bit D_7 of the result (usually in the accumulator) is 1, the Sign flag is set. This flag is used with signed numbers. In a given byte, if D₇ is 1, the number will be viewed as a negative number; if it is 0, the number will be considered positive. In arithmetic operations with signed numbers, bit D₇ is reserved for indicating the sign, and the remaining seven bits are used to represent the magnitude of a number. (See Appendix A2 for a discussion of signed numbers.)
- □ **Z—Zero flag:** The Zero flag is set if the ALU operation results in 0, and the flag is reset if the result is not 0. This flag is modified by the results in the accumulator as well as in the other registers.
- ☐ AC—Auxiliary Carry flag: In an arithmetic operation, when a carry is generated by digit D₃ and passed on to digit D₄, the AC flag is set. The flag is used only internally for BCD (binary-coded decimal) operations and is not available for the programmer to change the sequence of a program with a jump instruction.
- ☐ P—Parity flag: After an arithmetic or logical operation, if the result has an even number of 1s, the flag is set. If it has an odd number of 1s, the flag is reset. (For example, the data byte 0000 0011 has even parity even if the magnitude of the number is odd.)
- CY—Carry flag: If an arithmetic operation results in a carry, the Carry flag is set; otherwise it is reset. The Carry flag also serves as a borrow flag for subtraction.

The bit positions reserved for these flags in the flag register are as follows:

D D	Da	D_5	D_4	D_3	D_2	D_1	D_0
D_7	7		AC	7 7	P	2.7	CY
S	-			-	-		

Among the five flags, the AC flag is used internally for BCD arithmetic; the instruction set does not include any conditional jump instructions based on the AC flag. Of the remaining four flags, the Z and CY flags are those most commonly used.

TIMING AND CONTROL UNIT

This unit synchronizes all the microprocessor operations with the clock and generates the control signals necessary for communication between the microprocessor and peripherals. MICROPROCESSOR-BASED SYSTEMS: HARDWARE AND INTERFACING

The control signals are similar to a sync pulse in an oscilloscope. The RD and WR signals are sync pulses indicate nals are sync pulses indicating the availability of data on the data bus.

INSTRUCTION REGISTER AND DECODER

The instruction register and the decoder are part of the ALU. When an instruction is fetched from memory is in the decoder are part of the ALU. fetched from memory, it is loaded in the instruction register. The decoder decodes the instruction and activities struction and establishes the sequence of events to follow. The instruction register is not programmable and cannot be accessed through any instruction.

REGISTER ARRAY

The programmable registers were discussed in the last chapter. Two additional registers, called temporary registers W and Z, are included in the register array. These registers are used to hold 8-bit data during the execution of some instructions. However, because they are used internally, they are not available to the programmer.

Decoding and Executing an Instruction 3.16

Decoding and executing an instruction after it has been fetched can be illustrated with the example from Section 3.12.